Skip to main content

CpS 310: Microprocessor Architecture

To edit course information, hover your mouse over this help box and click the pencil icon that appears above it. After you make changes, click Save, then click the check box that appears above this box to publish the changes.

Study of the basic microprocessor architecture focusing on the fetch-decode-execute cycle. Project involves writing a program which simulates the workings of a microprocessor including instruction decoding, addressing techniques, interrupt processing, etc. Discussion of RISC and CISC philosophies. Prerequisite(s): CpS 209, CpS 230. 3 Credits.

Fall 2024 Course Information